<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE article PUBLIC "-//NLM//DTD JATS (Z39.96) Journal Publishing DTD v1.3 20210610//EN" "https://jats.nlm.nih.gov/publishing/1.3/JATS-journalpublishing1-3.dtd">
<article xmlns:xlink="http://www.w3.org/1999/xlink"
         xmlns:mml="http://www.w3.org/1998/Math/MathML"
         xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
         article-type="research-article"
         dtd-version="1.3"
         xml:lang="en">
  <front>
    <journal-meta>
      <journal-id journal-id-type="publisher-id">IJITEST</journal-id>
      <journal-title-group>
        <journal-title>International Journal of Innovative Trends in Engineering Science and Technology</journal-title>
        <abbrev-journal-title abbrev-type="publisher">IJITEST</abbrev-journal-title>
      </journal-title-group>
      <issn pub-type="epub">3139-6887</issn>
      <publisher>
        <publisher-name>Felix Academic Publications</publisher-name>
      </publisher>
      <self-uri xlink:href="https://ijitest.org"/>
    </journal-meta>
    <article-meta>
      <article-id pub-id-type="publisher-id">IJITEST-2026-005</article-id>
      <article-categories>
        <subj-group subj-group-type="heading">
          <subject>Original Research Articles</subject>
        </subj-group>
        <subj-group subj-group-type="article-type">
          <subject>Research Article</subject>
        </subj-group>
      </article-categories>
      <title-group>
        <article-title>Energy-Efficient Ternary Logic Processor Using CNTFETs for Advanced Nanotechnology Applications</article-title>
      </title-group>
      <contrib-group>
      <contrib contrib-type="author" corresp="yes">
        <name>
          <surname>Chikatla</surname>
          <given-names>Swapna Priya</given-names>
        </name>
        <email>swapnachsp@gmail.com</email>
        <xref ref-type="aff" rid="aff1"/>
      </contrib>
      <contrib contrib-type="author">
        <name>
          <surname>Raj</surname>
          <given-names>S Naga Mallik</given-names>
        </name>
        <email>mallikblue@gmail.com</email>
        <xref ref-type="aff" rid="aff1"/>
      </contrib>
      <contrib contrib-type="author">
        <name>
          <surname>Babu</surname>
          <given-names>Thorlapati Gulshan Sri</given-names>
        </name>
        <email>gulshansribabu@gmail.com</email>
        <xref ref-type="aff" rid="aff2"/>
      </contrib>
      <contrib contrib-type="author">
        <name>
          <surname>Rao</surname>
          <given-names>CH. Subba</given-names>
        </name>
        <email>subbaraochappa@gmail.com</email>
        <xref ref-type="aff" rid="aff3"/>
      </contrib>
      </contrib-group>
    <aff id="aff1">
      <institution-wrap>
        <institution content-type="orgname">Associate Professor,Department of CSE, Vignans Institute of Information Technology (A), Visakhapatnam, India</institution>
      </institution-wrap>
    </aff>
    <aff id="aff2">
      <institution-wrap>
        <institution content-type="orgname">Student,Department of CIVIL, Vignans Institute of Information Technology (A), Visakhapatnam, India</institution>
      </institution-wrap>
    </aff>
    <aff id="aff3">
      <institution-wrap>
        <institution content-type="orgname">Associate Professor,Department of ECE, Miracle Educational Society Group of Institutions(A), Vizianagaram, India</institution>
      </institution-wrap>
    </aff>
      <pub-date date-type="pub" publication-format="electronic">
        <day>01</day>
        <month>08</month>
        <year>2026</year>
      </pub-date>
      <volume>1</volume>
      <issue>1</issue>
      <fpage>27</fpage>
      <lpage>32</lpage>
      <history>
        <date date-type="received" iso-8601-date="2026-03-31">
          <day>31</day>
          <month>03</month>
          <year>2026</year>
        </date>
        <date date-type="accepted" iso-8601-date="2026-08-01">
          <day>01</day>
          <month>08</month>
          <year>2026</year>
        </date>
      </history>
      <permissions>
        <copyright-statement>Copyright &#169; 2026 Swapna Priya Chikatla, S Naga Mallik Raj, Thorlapati Gulshan Sri Babu, CH. Subba Rao. Published by Felix Academic Publications.</copyright-statement>
        <copyright-year>2026</copyright-year>
        <copyright-holder>Swapna Priya Chikatla, S Naga Mallik Raj, Thorlapati Gulshan Sri Babu, CH. Subba Rao</copyright-holder>
        <license xlink:href="https://creativecommons.org/licenses/by/4.0/">
          <license-p>This is an open-access article distributed under the terms of the Creative Commons Attribution 4.0 International License (CC BY 4.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original author and source are properly credited.</license-p>
        </license>
      </permissions>
      <self-uri content-type="html" xlink:href="https://ijitest.org/archives/volume1/issue1/IJITEST-2026-005"/>
      <self-uri content-type="pdf" xlink:href="https://ijitest.org/api/files/published/IJITEST-2026-005-published.pdf"/>
      <abstract xml:lang="en">
        <p>The increasing demand for energy-efficient computing has driven research into novel logic architectures beyond traditional binary logic. This paper presents the design and implementation of an energy-efficient ternary logic processor using Carbon Nanotube Field-Effect Transistors (CNTFETs) for advanced nanotechnology applications. Ternary logic, which operates with three discrete states (0, 1, 2), offers higher computational density, reduced transistor count, and lower power consumption compared to conventional binary architectures. CNTFETs, with their superior electrical properties such as high carrier mobility, low sub-threshold swing, and excellent scalability, serve as an ideal candidate for implementing ternary logic circuits. The proposed ternary processor integrates ternary logic gates, arithmetic units, multiplexers, memory units, and control circuits, all optimized for low-power operation. Simulation results demonstrate significant improvements in energy efficiency, area reduction, and computational throughput compared to conventional CMOS-based binary processors. Additionally, the processor&apos;s architecture is tailored for emerging applications in artificial intelligence, cryptography, and IoT devices, where power efficiency and performance are critical. The findings of this study highlight the potential of CNTFET-based ternary computing as a promising alternative for next-generation low- power processors in nanotechnology-driven applications.</p>
      </abstract>
      <kwd-group kwd-group-type="author-keywords">
        <kwd>Ternary Logic Processor</kwd>
        <kwd>CNTFET</kwd>
        <kwd>Low-Power Computing</kwd>
        <kwd>Nanotechnology</kwd>
        <kwd>Energy-Efficient Architecture</kwd>
      </kwd-group>
    </article-meta>
  </front>
  <body>
    <sec id="sec-summary">
      <title>Article Overview</title>
      <p>The increasing demand for energy-efficient computing has driven research into novel logic architectures beyond traditional binary logic. This paper presents the design and implementation of an energy-efficient ternary logic processor using Carbon Nanotube Field-Effect Transistors (CNTFETs) for advanced nanotechnology applications. Ternary logic, which operates with three discrete states (0, 1, 2), offers higher computational density, reduced transistor count, and lower power consumption compared to conventional binary architectures. CNTFETs, with their superior electrical properties such as high carrier mobility, low sub-threshold swing, and excellent scalability, serve as an ideal candidate for implementing ternary logic circuits. The proposed ternary processor integrates ternary logic gates, arithmetic units, multiplexers, memory units, and control circuits, all optimized for low-power operation. Simulation results demonstrate significant improvements in energy efficiency, area reduction, and computational throughput compared to conventional CMOS-based binary processors. Additionally, the processor&apos;s architecture is tailored for emerging applications in artificial intelligence, cryptography, and IoT devices, where power efficiency and performance are critical. The findings of this study highlight the potential of CNTFET-based ternary computing as a promising alternative for next-generation low- power processors in nanotechnology-driven applications.</p>
    </sec>
  </body>
  <back>
    <sec sec-type="declarations">
      <title>Declarations</title>
      <p>The authors declare that no competing interests exist in relation to this published work.</p>
    </sec>
  </back>
</article>